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Abstract—A new CMOS active mixer topology can operate at
low supply voltages by the use of switches exclusively connected to
the supply voltages. Such switches require less voltage headroom
and avoid gate-oxide reliability problems. Mixing is achieved by
exploiting two transconductors with cross-coupled outputs, which
are alternatingly activated by the switches. For ideal switching,
the operation is equivalent to a conventional active mixer. This
paper analyzes the performance of the switched transconductor
mixer, in comparison with the conventional mixer, demonstrating
competitive performance at a lower supply voltage. Moreover, the
new mixer has a fundamental noise benefit, as noise produced by
the switch-transistors and LO-port is common mode noise, which
is rejected at the differential output. An experimental prototype
with 12-dB conversion gain was designed and realized in standard
0.18- m CMOS to operate at only a 1-V supply. Experimental re-
sults show satisfactory mixer performance up to 4 GHz and con-
firm the fundamental noise benefit.
Index Terms—Active circuits, active mixers, CMOS analog
integrated circuits, communication circuits, demodulation, dielec-
tric breakdown, down-conversion mixers, frequency conversion,
integrated circuit noise, intermodulation distortion, linear trans-
conductance, low-noise design, low-voltage, microwave integrated
circuits, microwave mixers, modulation, noise, nonlinear circuits,
receiver, reliability, transmitter, white noise, 1 noise.
I. INTRODUCTION
M IXERS are commonly used for frequency translation inradio frequency (RF) communication systems. The fre-
quency translation results from multiplication of the RF input
signal with a “local oscillator” (LO) signal. In practice, mixers
are preferably implemented using “hard switching” via a large
LO signal, which mathematically corresponds to multiplication
with a square wave, instead of a sine wave. This renders 2 dB
higher conversion gain ( instead of 1/2) and lower noise
figure [1].
A key problem for the realization of analog circuits in cur-
rent and future digital CMOS technology is the continuously re-
ducing supply voltage for each technology generation, resulting
in nonconducting or poorly conducting switches conveying volt-
ages in the “middle voltage range” between the supply voltages
[2]. This is a severe problem in analog and mixed analog–digital
circuits exploiting switches, like A/D and D/A converters and
switched capacitor circuits, but also in mixers. This paper deals
with a “switched transconductor” mixer topology [3], aiming for
low-voltage operation by exploiting exclusively switches con-
nected to the supply voltages. Assuming ideal switching, it real-
izes a transfer function equivalent to a conventional active mixer.
The current paper analyzes the mixer performance in detail and
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Fig. 1. (a) Single balanced active MOS mixer. (b) Functional representation
for large switching signals.
compares it to a conventional active mixer. Competitive perfor-
mance is found, while operating at a much lower supply voltage.
The contents of this paper are as follows. First, we will dis-
cuss this mixer-switch problem in Section II, taking a commonly
used active CMOS mixer as a starting point. The “switched
transconductor” mixer will then be proposed in Section III. Sec-
tion IV analyzes its performance in more detail, comparing to
a conventional active mixer. In Section V, simulation results are
presented to verify the results of the theoretical analysis. Exper-
imental results on a 1-V switched transconductor mixer realized
in 0.18- m CMOS are reported in Section VI, while the conclu-
sion is presented in Section VII.
II. SWITCH PROBLEM IN CONVENTIONAL MIXERS
Active mixers are commonly used in RF CMOS transceiver
circuits [1]. Fig. 1(a) shows a single balanced version of a simple
active mixer configuration. It consists of a transconductance
stage , switches (M2 and M3), and a load network.
Voltage biases the transconductance stage at a current
and transconductance , resulting in a voltage-to-current con-
version from to drain–current variation . Source de-
generation resistor R1 may be added for wide-band lineariza-
tion. The switches M2 and M3 are driven by anti-phase LO
signals, denoted here as and . To mimic multiplica-
tion with a square wave with frequency , the LO amplitude
must be chosen sufficiently high to fully switch the transcon-
ductor current to either or . For the pur-
pose of a first-order functional analysis, we can model the op-
eration of M2 and M3 as switches driven by the logic signal
LO and its inverse , as shown in Fig. 1(b). Actually, M2
and M3 are preferably operated in saturation, to act alternat-
ingly as cascode devices for M1, improving output resistance
0018-9200/04$20.00 © 2004 IEEE
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and linearity. Transistor M1 with resistor R1 can be modeled
as a voltage-controlled current source with large-signal
function, realizing a small-signal transconductance defined
by the value of input bias voltage .
Depending on the application, output currents and are
connected to different load networks. For example, resistors to
the positive supply voltage may be used, to provide broad-
band voltage conversion gain, or tuned LC networks for narrow-
band gain. As we want to focus on the – core that realizes the
frequency translation, we will omit this load network for now.
Thus, the mixer has a conversion transconductance, instead of
conversion voltage gain.
Consider now the operation of this circuit for low supply
voltages. To achieve conversion gain, good linearity, and low
noise, transistor M1 in the stage is usually biased well in
strong inversion and saturation. Resistive degeneration for wide-
band linearization also requires voltage headroom. Moreover,
to reduce nonlinearity degradation due to the nonlinearity of the
drain–source conductance, a drain–source voltage well above the
saturation voltage is needed [4], [5]. Simulations and measure-
ments indicate that more than V is required for M1, to
achieve an IIP3 well above 0 dBm (in 50 ) at 10-dB conversion
gain in an 0.18- m process. With threshold voltages around
0.5 V, this means that the minimum voltage at the gate of M2 and
M3, to switch these devices on, is typically higher than 1 V. For
low voltages on the order of 1 V, extra switch driver circuits
are therefore required to drive the gate well above . Due to
gate-oxide tunneling and reliability issues, this is only acceptable
to some extent [7]. With decreasing oxide thickness, this problem
is likely to become more serious in future CMOS processes [8].
Even if oxide reliability is no issue, the conventional method
of operating the switch transistors M2 and M3 in saturation
requires significant voltage headroom, reducing the head-
room available for the load and hence limiting the achievable
conversion gain. Different solution have been proposed for
this problem with various pros and cons. For instance, if the
bandwidth is limited, transformer coupling to transfer the
transconductor current to the switches can save voltage head-
room [6], however, at the cost of large chip area. Active mixers
with a folded topology have also been proposed, e.g., with
PMOS switches following an NMOS transconductance stage
[9]. However, this requires adding a bias current source that
adds substantial noise, unless significant voltage headroom is
reserved (but then the switch again becomes the problem).
In the next section, we propose a mixer requiring almost no
voltage headroom across the switch that works with gate volt-
ages within the supply range, so that oxide reliability also is
guaranteed.
III. SWITCHED TRANSCONDUCTOR MIXER
The key to the new mixer is to avoid requiring a conductive
channel at a voltage level in “the middle range” between the
supplies and . Note that it is easily possible to make a
low ohmic switch without oxide reliability issues, provided that
its conductive channel is connected to either (NMOST) or
(PMOST). We can rely on this in future CMOS technolo-
gies, for the simple reason that digital logic circuits rely on this
functionality (e.g., in inverters). Moreover, low ohmic switches
reduce switch voltage headroom to almost zero.
Fig. 2. (a) Conventional mixer. (b) Switched transconductor mixer concept:
two transconductors g and g are activated alternately by the switches,
implementing the same function.
Fig. 3. Double-balanced switched transconductor mixer.
Fig. 2(a) shows the conventional active mixer and Fig. 2(b)
shows how the same functionality can be achieved using two
matched transconductors and and switches connected
to voltages and only. The transconductors have a non-
linear characteristic, with transconductance around
bias point . Each transconductor is either switched on
to this bias point by a switch to or switched off
by a switch to . Thus, effectively, transconductance is
on, if is off, and the other way around. Now, for matched
transconductors and ideal instantaneous switching, either or
is equal to , and the other current is zero, just
as in the conventional mixer in Fig. 2(a). Thus, the circuits im-
plement the same mixer function in different ways: the conven-
tional mixer by a transconductor followed by current switching,
and the new mixer by switched transconductors.
Single-balanced mixers have a strong output signal at the LO
frequency, which can be canceled in a double-balanced ver-
sion. By adding two additional transconductors driven by an
antiphase RF signal, as shown in Fig. 3, this is readily imple-
mented. Just as for the conventional active mixer, the double-
balanced version has the same conversion gain as the single
balanced version, because the RF voltage is divided over two
transconductors (see Fig. 3).
IV. RELATIVE PERFORMANCE ANALYSIS
We will now analyze the performance of the switched
transconductor mixer in more detail, focusing on a comparison
with the conventional double-balanced active mixer, which is
functionally equivalent. For briefness, we will sometimes refer
to the conventional mixer as “Gm Sw” and to the switched
transconductor mixer as “SwGm.” The analysis procedure is
analogous to the one in [10].
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Fig. 4. (a) Double-balanced switched transconductor (SwGm) mixer with NMOS-transconductors and CMOS inverters as switches. (b) Conventional
double-balanced active mixer Gm+Sw, also with NMOS transconductors.
A. Conversion Gain
Fig. 4(a) shows a double-balanced SwGm mixer, with two
NMOS differential pairs acting as transconductor and ,
and two antiphase-driven CMOS inverters implementing the LO
switches. Consider first the left half of the mixer, with transcon-
ductor . If the switches have a sufficiently low ON-resis-
tance, the differential transconductor can be subdivided in two
independent transistors, each acting as a transconductor. If ca-
pacitive effects are ignored, the output current is a func-
tion of the instantaneous LO voltage and the RF input
voltage , where is the dc bias voltage of the RF
input and is the small-signal RF-input voltage as follows:
(1)
Since is small, a first-order Taylor expansion can be used
as an approximation:
(2)
which can be rewritten as
(3)
where is the time-variant bias current of transconductor
, and is its time-variant transconductance of the indi-
vidual transistors, resulting in mixer operation. The same anal-
ysis for the antiphase RF signal path via to renders
(4)
Subtraction renders the differential output current as
follows:
(5)
Note that the cancels in this differential output and that
determines the conversion transconductance. For ideal
instantaneous switching, a square-wave transconductance func-
tion with period results, switching between zero and an
“ON-value” of . The value of is primarily determined by
the characteristic of the devices and the bias voltage
. If the switches have nonnegligible series resistance com-
pared to , the conversion transconductance is somewhat
lower (a detailed analysis will follow in Section IV-D).
In order to find the contribution of , a similar derivation
gives
(6)
where is activated by the inverse of the LO signal. In the
case of 50% duty cycle, we have
(7)
The overall differential output current thus becomes
(8)
In many cases, we want to convert the differential current
to a differential output voltage, using two load resistors. If the
resistors have a value of , the output voltage is
(9)
The ON- and OFF-switching of the transconductance takes
time, resulting in reduced conversion gain at high-frequency
LO frequencies. A piecewise linear approximation of
and by a trapezoid function is instrumental to gain in-
sight into the behavior of the mixer. Fig. 5 shows an example
of the key time-variant variables, for the practical case that the
transconductance time function is a trapezoid function, with
equal ON- and OFF-switching times . Although equality of
the ON- and OFF-switching times is not critical, large differences
in the switch times lead to reduced conversion gain and larger
variations in the common-mode output bias current
. Moreover, assuming equal ON- and OFF-switching
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Fig. 5. Waveforms occurring in the switched transconductor mixer for the case
with equal ON- and OFF-switching times  for the transconductors.
times is convenient for a direct comparison with a conventional
active mixer as analyzed in [10], where a trapezoid-like con-
version transconductance is also used to model mixer operation
for large LO voltage amplitude, with finite around the
zero-crossing of the LO voltage.
Taking finite switch-time into account, as in [10], a first-order
approximation of the conversion gain CG of the SwGm mixer,
terminated with a differential load resistance , becomes
(10)
For low LO frequencies, the CG is equal to the familiar
times , corresponding to mixing with a square wave.
Furthermore, only odd-order harmonics of the LO are produced
at the output. It can be shown that this also remains true in case
of unequal ON- and OFF-switching times for the transconductor,
as long as the and waveforms remain equal and are
time-shifted by . Thus, assuming a trapezoid time func-
tion for , the same conversion gain as for a conventional
mixer is found.
Note, however, that the mixer functionality is implemented in
a different way. In the conventional mixer, the – conversion is
time-invariant, while the resulting currents are multiplied by 1
and 1. In contrast, the switched transconductor mixer exploits
time-variant – conversions: both and are such
that they alternately multiply by and 0, but time-shifted by
. While the signal transfer is equal to that of a conven-
tional active mixer, this is not the case for the noise and nonlin-
earity, as will be shown in the next subsections.
B. Thermal Noise
The transconductance devices not only produce the useful
output signal, but simultaneously also inject thermal noise,
which can be modeled as a drain current with a variance equal
to . Analysis shows that this noise contribution is
roughly the same for a SwGm and Gm Sw at equal conversion
transconductance. This makes sense, as either or is
active, alternately producing (uncorrelated) thermal noise with
a variance proportional to . However, there is a significant
difference if we consider the noise contribution of the switch
devices. In the double-balanced switched transconductor mixer
in Fig. 4(a), the noise current introduced by the switching
devices results in a common-mode output noise current. Thus,
this noise current cancels in the differential voltage output.
For the conventional double-balanced mixer in Fig. 4(b), the
situation is completely different. This is because there is a
direct noise current path between the outputs terminals during
a time interval around the zero-crossing of the LO voltage. If
the nodes LO+ and LO- have approximately the same voltage,
both switch transistors conduct and have significant noise
current, resulting in a noise peak around the zero-crossing [10],
contributing noise at the IF frequency. Also, the noise due to
gate resistance of the switch transistors is amplified during this
time interval [1], [10]. This noise comes on top of the noise of
the transconductance stage and tends to dominate at high LO
frequencies. A similar effect occurs in passive mixers. For the
conventional active mixer in Fig. 4(b), an approximation for
the single sideband noise figure has been derived as [10]
NF
(11)
where the transconductance, noise excess factor and gate re-
sistance of the gm-driver stage are denoted by , , and
, respectively, while the corresponding properties are the
switching stage are denoted by , , and and the
bar refers to time averaging [10]. Resistor is the resistance
of the signal source used for noise figure evaluation (usually
50 ). Parameter models the effective noise folding ( for
low LO frequency) and is equal to the power of the waveform
(equivalent for ), which, in the case of a trapezoid
approximation, can be approximated by [10]
(12)
Using the same symbols, an analysis analogous to [10] for the
switched transconductor mixer results in
NF (13)
Comparing the equations, it appears that the expressions are
identical, except that terms with are lacking. This reflects
the fact that noise from the switch transistors and LO port results
in a common-mode output current, which is rejected if the dif-
ferential output is taken. The rejection is perfect if the -pair
has zero differential voltage. However, simulations shows that,
even when the differential transconductor pair is driven to its
1-dB compression point, considerable reduction is found and
noise due to the switches becomes negligible. Thus, we con-
clude that the switched transconductor has a fundamental ad-
vantage in thermal noise, as the noise of the switch devices is
negligible.
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TABLE I
OVERVIEW OF THE MAIN PROPERTIES OF THE PROPOSED SWITCHED TRANSCONDUCTOR (SwGm) AND CONVENTIONAL ACTIVE MIXER (Gm+Sw)
C. Flicker Noise
In the conventional active mixer, noise of the transcon-
ductors is up-converted by the multiplying alternatingly by 1
and 1. Due to mismatch in the switches, low-frequency noise
does exist at the output of the mixer via the two mechanisms
outlined in [11].
In the switched bias mixer, the noise of the transconductors
is only partially up-converted. If we model the noise as
a time-invariant equivalent input noise voltage source in series
with the gate,1 this noise voltage is alternately multiplied by 0
and , by each transconductor. For an ideal square wave, the
analysis is easy: due to the dc term of 1/2 in the Fourier series of
the square wave, half of the noise power “remains” in the
baseband, while the other half is mixed up around harmonics.
Also, the output noise is alternatingly produced by and ,
which have uncorrelated noise. Overall, this leads to only
3 dB less noise than for a constant biased MOSFET pair bi-
ased at . Thus, the switched transconductor mixer shows sig-
nificantly more noise due to the transconductance devices
then does a conventional active mixer. Resistive degeneration of
the transconductor transistor helps to reduce this effect.
In the conventional active mixer, the switch devices can also
contribute significant noise, especially at high LO frequen-
cies [11]. In contrast, the switched transconductor has negli-
gible noise of the switch devices (common-mode noise is
rejected).
D. Switch Resistance and Linearity
As mentioned in Section IV-A, the finite ON-resistance of
the switches may reduce the conversion gain. In order to es-
timate this effect, we can model the switch with a resistance
. The main effect of is a voltage drop, reducing
the gate–source overdrive voltage of the transconductance tran-
sistors and, hence, . As the ON-resistance of the switch de-
creases with LO amplitude, conversion gain increases with LO
amplitude. However, using sufficiently wide switches, the ef-
fect becomes weak. Apart from this effect, switch resistance
also “allows” for source voltage variation, due to the common-
mode current of the two MOSFETs that constitute a differential
transconductor. This voltage can mix with the RF voltage at the
gate via the second-order term of the MOSFET, resulting in a
differential output current of
(14)
1Note: this assumption is not always accurate, especially not for small RTS-
dominated MOSFET devices [13].
where , , and are the taylor series coefficients derived
by taking the derivative of of the transconductor
MOSFET. As is negative [12], while is positive for a
saturated MOSFET in strong inversion, the additional term
will lead to increased third-order distortion.2 However, if the
switch resistance is significantly lower then , the linearity
penalty can be small, as will be shown in the next section.
V. SIMULATION RESULTS
In order to verify the analysis from the previous section, the
switched transconductor mixer (SwGm) and conventional active
mixer (Gm Sw) have been compared using Spectre periodic
steady-state (PSS) simulations and MOS Model 9 models for
an industrial 0.18- CMOS process. Table I gives a summary
of the expected differences as analyzed in Section IV. Table II
lists the design parameter values used during simulations. We
will first discuss the motivation for these parameter choices and
then discuss the simulation results.
Whenever possible, parameters were chosen to be equal for
both mixers. However, we chose to use a 1.5-V supply for the
conventional mixer to allow for “conventional” operation in
strong inversion and saturation for all MOSFETs (otherwise
conversion gain, linearity, and noise are degraded by triode
operation). In contrast, the switched transconductor operates at
a 1-V supply, with approximately a 40-mV voltage drop across
the switch devices, operating in triode. In both mixers, the
transconductors were somewhat arbitrarily implemented using
15/0.36 N-MOSFETs, nominally biased at V
(0.5 V threshold voltage), aiming for a conversion transcon-
ductance on the order of 1 mS.
For both mixers, two CMOS inverters were used as LO buffers
to drive the switches, as is typically required to reduce the loading
of the local oscillator and avoid effects like LO pulling. All LO
buffersoperate at V and are driven by balanced sinewave
signals with 0.5 V amplitude, around a common-mode voltage of
0.5 V. In both mixers, switch sizes were chosen for equal input ca-
pacitance, resulting in very similar trapezium-like waveforms at
the output of the LO buffers, with 1 . The LO signals are
AC coupled to the LO inputs of the mixers, via high-pass net-
works with negligible attenuation. AC coupling is actually not
necessary for the switched transconductor, but is convenient for
the conventional mixer to define the common-mode LO voltage,
which was chosen equal to 1 V, to keep the transconductance
stage in saturation. The next subsection motivates the choice of
the switch size for the SwGm mixer.
2In weak inversion, g is positive, and the effect can be exploited te reduce
nonlinearity.
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TABLE II
OVERVIEW OF THE SIMULATION PARAMETERS USED FOR COMPARING THE SWITCHED TRANSCONDUCTOR AND CONVENTIONAL ACTIVE MIXER OF FIG. 4.
NOTE THE DIFFERENCE IN SUPPLY VOLTAGE V
TABLE III
EFFECT OF THE WIDTH W AND W OF THE NMOS AND PMOS SWITCHES IN THE SwGm MIXER ON VARIOUS MIXER PROPERTIES,
FOR AN IF FREQUENCY OF 10 MHz AND LO FREQUENCY OF 500 MHz (SEE TABLE II FOR OTHER PARAMETERS)
A. Choice of Switches in the SwGm Mixer
Table III shows simulation results for the switched transcon-
ductor mixer for various choices of the switch transistor widths
and . An LO frequency of 500 MHz was used to guar-
antee trapezium-like waveforms as assumed during the theo-
retical derivation. As expected from (14), the best linearity is
achieved for wide switches: dBm in that case, equal
to the unswitched transconductance core.
The choice of the ratio affects the ratio between
the ON- and OFF-switching times and common-mode output cur-
rents. As PMOS transistors have mobility roughly three times
lower, PMOS switches that are three times wider are optimal if
the switches are very wide. If the PMOS is left out ,
the transconductors switch on rapidly, but switch off slowly, in-
jecting unwanted currents, leading to 1-dB gain reduction, 5-dB
linearity penalty, and 2.7-dB worse NF. As the NMOS transcon-
ductor “helps” in switching off, the PMOS switch can be chosen
smaller. For , the results are close to those for
, indicating that the switch width is not very
critical.
Simulations for decreasing switch width, keeping
, results in a gradual degradation in conversion gain,
linearity, and noise figure, while saving power. Accepting 1–2
dB degradation, the final choice used for comparison with the
Gilbert mixer was m and m. Detailed
analysis shows that the linearity coarsely follows (14), while
the average drain bias voltage of the transconductor transistor
also plays an important role (higher is better). A more detailed
analysis as given in [14] is beyond the scope of this paper and
is not straightforward as it requires a model for the nonlinearity
of the drain–source conductance (e.g., [4]).
To avoid the nonlinearity due to source voltage variation,
the switch transistors can be split in two, providing every
transconductor transistor with a separate switch. This improves
linearity but has the disadvantage that the conversion transcon-
ductance is reduced and that noise of the switch devices no
longer is a common-mode output noise current (was not pur-
sued further).
Last, but not least, we also simulated the SwGm mixer with a
direct sinewave drive of the switches, without an additional LO
buffer. The conversion gain and linearity is slightly degraded,
but differences are smaller than 1 dB.
B. Comparing the SwGm and Gm Sw Mixers
Let us now address the performance comparison of the
two mixers. Table IV compares their performance, again at a
500-MHz LO frequency, but also at 2 and 6 GHz. Load resistors
were chosen for a conversion gain of approximately 10 dB (see
Table II). Fig. 6 shows the conversion gain versus LO frequency
for both mixers. The difference in conversion gain is smaller
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TABLE IV
SIMULATED MIXER PROPERTIES FOR THE MIXERS AS DEFINED IN TABLE II, FOR AN IF FREQUENCY OF 10 MHz AND LO FREQUENCIES OF 500 MHz,
2 GHz, AND 6 GHz. NOISE VOLTAGE VARIANCES ARE EVALUATED AT THE OUTPUT
than 0.5 dB (due to the two cascaded LO buffer inverters in the
switched transconductor case, the gain is slightly higher at a
low LO frequency).
As expected from (14) and the Table III, at the 500-MHz LO
frequency, the SwGm mixer has a 2-dB worse IIP3 then the
(unswitched) transconductor. Provided that sufficient voltage
headroom is available (a 1.5-V supply), the conventional mixer
achieves even a 1-dB higher IIP3 then does the unswitched
transconductor, most probably due to the cascode effect of
the switches. However, at lower supply voltage, its linearity
detoriates quickly (e.g., at V we find 4 dBm). At
higher LO frequencies, capacitive effects of the switch devices
reduce linearity [14], and IIP3 values are very similar to that of
the SwGm mixer.
Fig. 7 shows the output noise voltage as a function of LO fre-
quency, at the 10-MHz IF frequency, where we can observe both
thermal noise and noise effects, as they are almost equal.
Clearly the two mixers in Fig. 7 show a very different trend:
where the output noise of the SwGm mixer drops with the de-
crease in conversion gain at higher LO frequency, it increases
for the conventional mixer. Table IV lists the variance of the
output noise contributions in nV Hz, allowing for a detailed
comparison. Fig. 8 shows the resulting overall single sideband
noise figure. As the noise of the conventional mixer is neg-
ligible at a low LO frequency, it has a 1.5-dB better noise figure
there. However, at higher LO frequencies, the fundamental noise
benefit of the SwGm mixer with respect to noise due to the
switch devices becomes visible. Analysis for different condi-
tions shows that 1–3-dB thermal noise benefit can be obtained.
Furthermore, noise of the switch transistors also becomes
more significant at a higher LO frequency in the conventional
mixer (see noise data in Table IV). In this specific case,
it even becomes worse than for the SwGm mixer at 6 GHz. In
general, the SwGm has the nice property that the noise goes
down together with the useful signal, while in the conventional
Fig. 6. Simulated conversion gain as a function of LO frequency for the SwGm
and Gm+Sw mixers of Fig. 4.
Fig. 7. Simulated output noise as a function of LO frequency for the SwGm
and Gm+Sw mixers of Fig. 4. The different trend in noise is clearly visible.
mixer the signal drops, and noise increases due to the switch
contribution.
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The power consumption of the SwGm mixer consists of
a static part for biasing the transconductance core (about
0.4 mW) and a dynamic part consumed in the LO driver.
Overall, the current consumption in the SwGm mixer is slightly
higher, due to the cascade of two inverters (LO buffer and
mixer switches) in the SwGm mixer. Note that in many cases
the switches of the SwGm mixer can be driven directly without
an extra LO buffer, saving approximately half of the dynamic
power consumption.
Overall, we conclude that the SwGm mixer renders compet-
itive performance compared to a conventional active mixer at a
0.5-V lower , reducing gate-oxide stress significantly.
VI. IC IMPLEMENTATION AND MEASUREMENTS
In order to verify the new mixer concept experimentally, a
down-conversion mixer was designed to operate at a 1-V supply
voltage. Fig. 9 shows the schematic, with a mixer core like
Fig. 4(a) (M1–M6). Transistor sizes are close to those used
in the simulations in the previous section. However, the mixer
switches are directly driven by antiphase sine-wave signals bal-
anced around a common-mode voltage, equal to the switch point
of the inverters. Note that full-swing digital signals can also be
used and actually give slightly higher conversion gain and lin-
earity in simulation (see Table III).
To generate an output voltage, an – converter must be
added. To allow for variable gain to adapt to different input sig-
nals and to allow for experimental freedom, the mixer was de-
signed for a maximum conversion gain of around 20 dB
kohm , which can be lowered by adding a single ex-
ternal resistor between the output and . In the measure-
ments that follow, an external resistor was chosen to achieve
12 dB of conversion gain. The common-mode current of the
mixer is absorbed by two PMOS transistors in the upper part
of Fig. 9, allowing for more conversion gain (but at the cost
of additional output noise). Bias current source shifts the
common-mode output voltage up to a value around 0.6 V, to
fit in the 1-V supply voltage.
The mixer was fabricated in a standard industrial 0.18- m
CMOS process. Fig. 10 shows a photograph of the mixer
core. Termination resistors of 50 were added on chip for
all of the RF and LO inputs for ease of measurement. The
chip was measured via wafer probing, using baluns for single
to differential conversion at the input. A differential probe
was used to measure the differential output voltage. The IF
bandwidth was limited to 2 MHz, mainly due to the input
capacitance of the differential probe. The conversion gain as
a function of LO frequency was measured using two baluns
with overlap in frequency range: one for the 300-MHz–3-GHz
band and one for 2–18 GHz. The measurements are shown
in Fig. 11. Despite the experimental inaccuracies, it can be
concluded that the mixer has the expected 12-dB conversion
gain and a 3-dB LO bandwidth of approximately 4 GHz,
which is in reasonable agreement with simulation. The current
consumption of the mixer consists of a more or less constant
term of 180 A for the transconductors core, and a dynamic
term determined by the switching A/GHz . Note that
Fig. 8. Simulated single sideband noise figure with respect to 50 
 as a
function of the LO frequency for the SwGm and Gm+Sw mixers of Fig. 4.
Fig. 9. Double-balanced switched transconductor mixer implemented on chip.
Fig. 10. Chip photograph of the switched transconductor mixer core (0.18-m
CMOS, 75 m  65 m).
the power consumption is low because the transconductance is
rather low, resulting in a high equivalent input noise resistance.
To achieve better than a 15-dB noise figure with respect to
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50 , a transconductance roughly 10 times higher is needed.
By means of admittance level scaling [12], this can easily be
achieved without affecting bandwidth and linearity, by scaling
up all values by a factor of 10, at the cost of 10 times
power consumption. At 1 GHz, this will result in approximately
mW mW total power consumption.
Fig. 12 shows the linearity of the mixer as a function of
frequency. An IIP3 better than 4 dBm is typically achieved
for 12-dB conversion gain. Simulations and experiments with
varying showed that this linearity is limited by the nonlin-
earity of the output conductance. Actually, conversion gain and
IIP3 can be traded, where 1 dB more of conversion gain renders
1 dBm less IIP3.
The remarkable noise properties of the new mixer were also
verified by measurements. Fig. 13 shows the measured output
noise voltage as a function of the LO frequency, measured at
1-MHz IF frequency. The corner frequency was found to
be around 1 MHz, considerably lower than the 10 MHz found
in simulations (simulation parameters model worst case
noise). Thus, a mix of noise and thermal noise determines
the output noise, more or less as in the simulations in the pre-
vious section. Even though the PMOS transistor in the – con-
verter increase the output noise compared to Fig. 7, the noise
clearly decreases with increasing LO frequency, as predicted
based on the noise analysis in Section IV.
VII. CONCLUSION
A CMOS switched transconductor mixer has been presented,
which can operate at a 1-V supply voltage in a 0.18- m
CMOS technology with threshold voltages of 0.5 V. It requires
almost no voltage headroom across the switch and does not
require gate-drive voltages outside the supply rails, because
only switches with a conductive channel connected to either
or are used. As a result, the gate-oxide stress of the
switch devices is low, as desired for reliability reasons. By
using low ohmic switches with a low-voltage drop compared to
, almost the full supply voltage headroom can be reserved
for the transconductance device and load, allowing for more
conversion gain. The LO port of the mixer can be driven
dc-coupled with full-swing CMOS signals with a noncritical
common-mode voltage. The mixer basically realizes the same
transfer function as a conventional active mixer, but instead
of switching currents after – conversion, two transconduc-
tors with cross-coupled outputs are alternatingly switched
on and off. In contrast to conventional active and passive
CMOS mixers, the noise produced by the switch transistors
is common-mode noise, which is rejected at the differential
output. As a result, when the LO frequency goes up, the output
noise goes down together with the useful output signal, while in
the conventional mixer the signal drops, and noise increases due
to the switch contribution. As a consequence, a 1–3-dB lower
noise figure can be achieved at high LO frequencies, where the
noise contribution of the switch transistors becomes significant
in conventional mixers. Overall, similar mixer performance is
achieved, but at a significantly lower supply voltage directly
compatible with current and future CMOS processes.
Fig. 11. Measured conversion gain as a function of the LO frequency.
Fig. 12. Measured IIP3 as a function of the LO frequency.
Fig. 13. Measured output noise voltage at a 1-MHz IF frequency versus the
LO frequency.
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